

Display Elektronik GmbH

DATA SHEET

LCD MODULE

DEM 128064K1 FGH-PW

Product Specification

Version: 1

01.09.2021

CONTENTS

1. FUNCTIONS & FEATURES.....2

2. MECHANICAL SPECIFICATIONS 3

3. EXTERNAL DIMENSIONS 4

4. BLOCK DIAGRAM..... 5

5. PIN DESCRIPTION..... 6

6. BACKLIGHT CHARACTERISTICS..... 7

7. ABSOLUTE MAXIMUM RATINGS 8

8. ELECTRICAL CHARACTERISTICS 9

9. INSTRUCTION DESCRIPTION 12

10. LCD ARTWORK..... 13

11. SEG LAYOUT 14

12. COM LAYOUT..... 14

13. IC LAYOUT 15

14. QUALITY DESCRIPTION..... 15

15. MODULE ACCEPTS QUALITY LEVEL (AQL). 16

16. RELIABILITY TEST..... 16

17. LCD MODULES HANDLING PRECAUTIONS 16

18. OTHERS..... 17

1. FUNCTIONS & FEATURES

I DEM 128064K1 Series LCD Type :


MODULE	LCD TYPE	REMARKS
DEM 128064K1 FGH-PW	FSTN Transflective Positive Mode	

- I Viewing Direction : 6 O'clock
- I Driving Scheme : 1/65 Duty Cycle, 1/9 Bias
- I Power Supply Voltage(Typ.) : 3.3 V
- I LCD Operation Voltage : 9.0 V
- I Display Contents :128x64 Dots
- I Backlight : LED,White,Lightguide
- I Driver IC : IST3004-TX
- I Operating temperature : -20° C ~ +70° C
- I Storage temperature : -30° C ~ +80° C
- I RoHS Compliant

2. MECHANICAL SPECIFICATIONS

- I Module Size: : 77.30 x 51.70 x 5.30 mm (without FPC)
- I Viewing Area Size: : 65.50 x 38.00 mm
- I Active Area Size : 60.78 x 32.94 mm
- I Dot pitch: : 0.475 x 0.515 mm
- I Dot Size: : 0.455 x 0.495 mm

4. BLOCK DIAGRAM



5. PIN DESCRIPTION

Pin No.	Name	Description												
1~2	NC	Non-contact terminal												
3	CS1B	Chip select input pins Data / instruction I/O is enabled only when CS1B is "L" and CS2 is "H". when chip select is non-active, DB0 to DB7 may be high impedance												
4	RESB	Hardware Reset input pin When RESB is "L", initialization is executed.												
5	A0	Register select input pin - A0 = "H" : DB0 to DB7 are display data - A0 = "L" : DB0 to DB7 are control data												
6	RW_WRB	Read / Write execution control pin												
		<table border="1"> <thead> <tr> <th>C68</th> <th>MPU Type</th> <th>RW_WRB</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>6800-series</td> <td>WR</td> <td>Read / Write control input pin - RW = "H" : read - RW = "L" : write</td> </tr> <tr> <td>L</td> <td>8080-series</td> <td>/WRB</td> <td>Write enable clock input pin The data on DB0 to DB7 are latched at the rising edge of the /WRB signal.</td> </tr> </tbody> </table>	C68	MPU Type	RW_WRB	Description	H	6800-series	WR	Read / Write control input pin - RW = "H" : read - RW = "L" : write	L	8080-series	/WRB	Write enable clock input pin The data on DB0 to DB7 are latched at the rising edge of the /WRB signal.
		C68	MPU Type	RW_WRB	Description									
H	6800-series	WR	Read / Write control input pin - RW = "H" : read - RW = "L" : write											
L	8080-series	/WRB	Write enable clock input pin The data on DB0 to DB7 are latched at the rising edge of the /WRB signal.											
<table border="1"> <thead> <tr> <th>C68</th> <th>MPU Type</th> <th>E_RDB</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>6800-series</td> <td>E</td> <td>Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.</td> </tr> <tr> <td>L</td> <td>8080-series</td> <td>/RDB</td> <td>Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.</td> </tr> </tbody> </table>	C68	MPU Type	E_RDB	Description	H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.	L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.		
C68	MPU Type	E_RDB	Description											
H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.											
L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.											
7	E_RDB	Read / Write execution control pin												
		<table border="1"> <thead> <tr> <th>C68</th> <th>MPU Type</th> <th>E_RDB</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>6800-series</td> <td>E</td> <td>Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.</td> </tr> <tr> <td>L</td> <td>8080-series</td> <td>/RDB</td> <td>Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.</td> </tr> </tbody> </table>	C68	MPU Type	E_RDB	Description	H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.	L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.
		C68	MPU Type	E_RDB	Description									
H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.											
L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.											
<table border="1"> <thead> <tr> <th>C68</th> <th>MPU Type</th> <th>E_RDB</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>6800-series</td> <td>E</td> <td>Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.</td> </tr> <tr> <td>L</td> <td>8080-series</td> <td>/RDB</td> <td>Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.</td> </tr> </tbody> </table>	C68	MPU Type	E_RDB	Description	H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.	L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.		
C68	MPU Type	E_RDB	Description											
H	6800-series	E	Read / Write control input pin - RW = "H" : When E is "H", DB0 to DB7 are in an output status. - RW = "L" : The data on DB0 to DB7 are latched at the falling edge the E signal.											
L	8080-series	/RDB	Read enable clock input pin When / RDB is "L", DB0 to DB7 are in an output status.											
8~15	DB0~DB7	8-bit bi-directional data bus that is connected to the standard 8-bit microprocessor data bus. When the serial interface selected (PS = "L"); - DB0 to DB5 : high impedance - DB6 : serial input clock (SCL) - DB7 : serial input data (SDI) When chip select is not active, DB0 to DB7 may be high impedance.												
16	VDD	Power supply												
17	VSS	Ground.												
18	Vout	DC/DC voltage converter												
19	C3+													
20	C1-													
21	C1+													
22	C2+													
23	C2-													
24	NC	Non-contact terminal												
25	V4	LCD driver supply voltages												
26	V3	The voltage determined by LCD pixel is impedance-converted by an operational amplifier for application.												
27	V2	Voltages should have the following relationship; $V0 \geq V1 \geq V2 \geq V3 \geq V4 \geq VSS$												
28	V1	When the internal power circuit is active, these voltages are generated as following as following table according to the state of LCD bias.												
29	V0	<table border="1"> <thead> <tr> <th>LCD bias</th> <th>V1</th> <th>V2</th> <th>V3</th> <th>V4</th> </tr> </thead> <tbody> <tr> <td>1/9bias</td> <td>(8/9) xV0</td> <td>(7/9) xV0</td> <td>(2/9) xV0</td> <td>(1/9) xV0</td> </tr> </tbody> </table>	LCD bias	V1	V2	V3	V4	1/9bias	(8/9) xV0	(7/9) xV0	(2/9) xV0	(1/9) xV0		
		LCD bias	V1	V2	V3	V4								
1/9bias	(8/9) xV0	(7/9) xV0	(2/9) xV0	(1/9) xV0										
30	VR	Voltage regulator terminal When IRS = "L", the Voltage Regulator resistor will be decided by the external resistors connected between V0/VR & VR/VSS When IRS = "H", please just keep this pin open												
31	NC	Non-contact terminal												

32	C68	Microprocessor Interface Select input pin in parallel mode - C68 = "H" : 6800-series MPU interface - C68 = "L" : 8080-series MPU interface																					
33	PS	<p>Parallel / serial data input select input</p> <table border="1"> <tr> <th>PS</th> <th>Interface Mode</th> <th>Chip Select</th> <th>Data / instruction</th> <th>Data</th> <th>Read / Write</th> <th>Serial clock</th> </tr> <tr> <td>"H"</td> <td>Parallel</td> <td>CS1B</td> <td>A0</td> <td>DB0 to DB7</td> <td>E_RDB RW_WRB</td> <td>--</td> </tr> <tr> <td>"L"</td> <td>Serial</td> <td>CS1B</td> <td>A0</td> <td>SDI (DB7)</td> <td>Write only</td> <td>SCL (DB6)</td> </tr> </table> <p><NOTE> In serial mode, it is impossible to read data from the on-chip RAM. And DB0 to DB5 and E_RDB and RW_WRB must be fixed to either "H" or "L".</p>	PS	Interface Mode	Chip Select	Data / instruction	Data	Read / Write	Serial clock	"H"	Parallel	CS1B	A0	DB0 to DB7	E_RDB RW_WRB	--	"L"	Serial	CS1B	A0	SDI (DB7)	Write only	SCL (DB6)
PS	Interface Mode	Chip Select	Data / instruction	Data	Read / Write	Serial clock																	
"H"	Parallel	CS1B	A0	DB0 to DB7	E_RDB RW_WRB	--																	
"L"	Serial	CS1B	A0	SDI (DB7)	Write only	SCL (DB6)																	
34	NC	Non-contact terminal																					
35	IRS	Voltage regulator internal/external resistor source select IRS = "L" , Use external resistor source through VR terminal IRS = "H" , Use internal resistor source																					
36	NC	Non-contact terminal																					





A	Supply voltage for backlight LED+
K	Supply voltage for backlight LED-

6. BACKLIGHT CHARACTERISTICS

ELECTRICAL-OPTICAL CHARACTERISTICS

Ta=25°C. Unless specified, The Ambient temperature Ta=25°C

Item	Symbol	min.	typ.	max.	Unit	Condition
Forward Voltage	Vf	2.9	3.1	3.3	V	If= 15 mA
Power Dissipation	Pd	43.5	46.5	49.5	mW	If= 15 mA
Luminous Uniformity	D Lv	70			%	MIN/MAX*100%
Luminance	Lv	80	110		cd/m ²	If= 15 mA T=25°C
Color Coordinate	X	0.250		0.290		
	Y	0.250		0.290		
Lifetime		30000Hr				HOURS



Remarks:
 1.Unmarked tolerance is ± 0.3 ;
 2.All material comply with RoHS;
 3. ...:critical dimension;
 4.Color:White

7. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Unit
Power Supply Voltage	VDD	-0.3 ~ 7.0	V
Power Supply Voltage	V0, VOUT	-0.3 ~ 15.0	V
Power Supply Voltage	V1, V2, V3, V4	-0.3 to V0	V
Operating Temperature	TOPR	-20 to +70	°C
Storage Temperature	TSTR	-30 to +80	°C


8. ELECTRICAL CHARACTERISTICS

8.1. DC CHARACTERISTICS

Item	Symbol	Condition	STANDARD VALUE			units
			Min.	Typ.	Max.	
Operating Voltage	VDD	Relative to VSS	3.0	3.3	3.6	V
LCD Driving Voltage	VLCD	Relative to VSS	8.7	9.0	9.3	
Consumption Current	IDD	-	-	TBD	-	mA


8.2. AC CHARACTERISTICS

Read / Write Characteristics (8080-series MPU)




Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Address setup time	A0	t_{AS80}	0	-	-	ns	
Address hold time		t_{AH80}	0	-	-	ns	
System cycle time		t_{CY80}	300	-	-	ns	
Pulse width (WRB)	RW_WRB	$t_{PW80(W)}$	150	-	-	ns	
Pulse width (RDB)	E_RDB	$t_{PW80(R)}$	150	-	-	ns	
Data setup time	DB7 to DB0	t_{DS80}	60	-	-	ns	
Data hold time		t_{DH80}	0	-	-	ns	
Read access time	DB0 to DB7	t_{ACC80}	140	-	-	ns	(No load)
Output disable time		t_{OD80}	-	-	10	ns	

Read / Write Characteristics (6800-series Microprocessor)




Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Address setup time Address hold time	A0	t_{AH68}	0	-	-	ns	
System cycle time		t_{CY68}	300	-	-	ns	
Pulse width (E)	RW_WRB	$t_{PW68(W)}$	150	-	-	ns	
Pulse width (E)	E_RDB	$t_{PW68(R)}$	150	-	-	ns	
Data setup time Data hold time	DB7 to DB0	t_{DS68}	60	-	-	ns	
		t_{DH68}	0	-	-	ns	
Read access time Output disable time	DB0 to DB0	t_{ACC68}	140	-	-	ns	(No load)
		t_{OD68}	-	-	10	ns	

Serial Interface Characteristics



Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Serial clock cycle	DB6 (SCL)	tCYS	200	-	-	ns	
SCL high pulse width		tWHS	90	-	-		
SCL low pulse width		tWLS	90	-	-		
Address setup time	A0	tASS	45	-	-	ns	
Address hold time		tAHS	45	-	-		
Data setup time	DB7 (SDI)	tDSS	45	-	-	ns	
Data hold time		tDHS	45	-	-		
CS1B setup time	CS1B	tCSS	90	-	-	ns	
CS1B hold time		tCHS	90	-	-		

Reset Input Timing




Item	Signal	Symbol	Min.	Typ.	Max.	Unit	Remark
Reset low pulse width	RESB	t_{RW}	2	-	-	us	
Reset time	-	t_R	-	-	2	us	
Reset time	RESB	t	0	-	-	us	


9. INSTRUCTION DESCRIPTION

INSTRUCTION	A0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Display ON / OFF	0	0	1	0	1	0	1	1	1	DON	LCD display On/Off control DON = 0 : display OFF DON = 1 : display On
Display starting line	0	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0	Specify the line address for the first COM output
page address	0	0	1	0	1	1	P3	P2	P1	P0	Set page address
Set column address MSB	0	0	0	0	0	1	Y7	Y6	Y5	Y4	Set column address MSB
Set column address LSB	0	0	0	0	0	0	Y3	Y2	Y1	Y0	Set column address LSB
Read status	0	1	BUSY	ADC	ONOFF	RESB	0	0	0	0	Read the internal status
Write display data	1	0	Write data								Write data into Display RAM
Read display data	1	1	Read data								Read data from Display RAM
ADC select	0	0	1	0	1	0	0	0	0	ADC	SEG output direction select ADC = 0 : SEG0 → SEG131 ADC = 1 : SEG131 → SEG0
Reverse display ON / OFF	0	0	1	0	1	0	0	1	1	REV	Normal / Reverse display select REV = 0 : Reverse display off REV = 1 : Reverse display on
Entire display ON / OFF	0	0	1	0	1	0	0	1	0	EON	Entire display On/Off control EON = 0 : Entire display off EON = 1 : Entire display on
LCD bias select	0	0	1	0	1	0	0	0	1	BS	Select LCD bias
Set Read-modify-write (RMW)	0	0	1	1	1	0	0	0	0	0	Set Read-modify-write mode
Clear RMW	0	0	1	1	1	0	1	1	1	0	Clear Read-modify-write mode
S/W Reset	0	0	1	1	1	0	0	0	1	0	S/W Reset
SHL select	0	0	1	1	0	0	SHL	x	x	x	COM output direction select SHL = 0 : COM0 → COM63 SHL = 1 : COM63 → COM0
Power control	0	0	0	0	1	0	1	VC	VR	VF	Control power circuit operation
Regulator resistor select	0	0	0	0	1	0	0	R2	R1	R0	Select internal resistance ratio of the regulator resistor
Set reference voltage mode	0	0	1	0	0	0	0	0	0	1	Set reference voltage mode (double byte command)
Set reference voltage register	0	0	x	x	SV5	SV4	SV3	SV2	SV1	SV0	Set reference voltage register
Set static indicator mode	0	0	1	0	1	0	1	1	0	SM	Set static indicator mode (double byte command)
Set static indicator register	0	0	x	x	x	x	x	x	S1	S0	Set static indicator register
Power save	-	-	-	-	-	-	-	-	-	-	Compound Instruction of display OFF and entire display ON
NOP	0	0	1	1	1	0	0	0	1	1	No operation (dummy command)
Set Booster Ratio select mode	0	0	1	1	1	1	1	0	0	0	Set Booster ration select mode (double byte command)
Set Booster Ratio register	0	0	x	x	x	x	x	x	BT1	BT0	Set Booster ration BT[1:0] = 00 : x2, x3, x4 BT[1:0] = 01 : x5 BT[1:0] = 11 : x6 BT[1:0] = 10 : (don't use)
Test Instruction	0	0	1	0	0	0	1	0	0	0	Test command (don't use)


10. LCD ARTWORK




UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN MM
TOLERANCES: ±0.2MM



(1:1)




11. SEG LAYOUT




SEG LAYOUT

12. COM LAYOUT



COM LAYOUT

13. IC LAYOUT




14. QUALITY DESCRIPTION

DEFECT SPECIFICATION:

Specific type-related items are covered in this sheet.


- a: Table for Cosmetic defects
(Note: nc = not counted).
Sizes and number of defects
(Max. Qty)

Defect Type	Max. defect size [μm] d or L	Max. Quantity
Black or White Spots	$d \leq 150$	nc
	$150 < d \leq 300$	5
Black or White Lines	$W \leq 10$	nc
	$L \leq 5000$ $W \leq 30$	3
	$L \leq 2000$ $W \leq 50$	2
Pinhole	$d \leq 150$	nc
	$150 < d \leq 300$	1/segment
(Total defects)		(5)
Segment Deformation	$W \leq 100$	nc
Bubble (e.g. under pola)	$d \leq 150$	nc
	$200 < d \leq 400$	3
	$400 < d \leq 600$	1



Examples/ Shapes

- b: Glass defects
- b1: Glass defects at contact ledge
- b2: Glass chipping in other areas shall not be in conflict with the product's function.



15. MODULE ACCEPTS QUALITY LEVEL (AQL).

15.1. AQL standard value: Fatal defect =0.1, Major defect=0.65; Minor defect =2.5.

15.2. Inspection Plan: ANSI Z-1.4, Normal Inspection Level II, Single Sampling Plan.

16. RELIABILITY TEST

Operating life time: Longer than 50000 hours (at room temperature without direct irradiation of sunlight)

Reliability characteristics shall meet following requirements.

TEMPERATURE TESTS	NORMAL GRADE
High Temperature Storage	+80°C * 96HR
Low Temperature Storage	-30°C * 96HR
High Temperature Operation	+70°C * 96HR
Low Temperature Operation	-20°C * 96HR
High Temperature, High Humidity	+60°C 90%RH 96HR
Thermal Shock	-20°C * 30 min ← ↓ 10s 5Cycles 70°C * 30 min
Vibration Test	Frequency * Swing * Time 40Hz * 4mm * 4hrs
Drop Test	Drop height * Times 1.0m * 6 times

17. LCD MODULES HANDLING PRECAUTIONS

- n The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- n If the display panel is damaged and the liquid crystal substance inside it leaks out, do not get any in your mouth. If the substance come into contact with your skin or clothes promptly wash it off using soap and water.
- n Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- n The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarize carefully.
- n To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling the LCD module.
 - Tools required for assembly, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- n Storage precautions

When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps. Keep the modules in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperatures below -20°C). Whenever possible, the LCD modules should be stored in the same conditions in which they were shipped from our company.

18. OTHERS

- n** Liquid crystals solidify at low temperature (below the storage temperature range) leading to defective orientation of liquid crystal or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subjected to a strong shock at a low temperature.
- n** If the LCD modules have been operating for a long time showing the same display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. Abnormal operating status can be resumed to be normal condition by suspending use for some time. It should be noted that this phenomena does not adversely affect performance reliability.
- n** To minimize the performance degradation of the LCD modules resulting from caused by static electricity, etc. exercise care to avoid holding the following sections when handling the modules:
 - Exposed area of the printed circuit board
 - Terminal electrode sections