



Ultra-Low-Voltage Level Translators

MAX13000E-MAX13005E

General Description

The MAX13000E–MAX13005E 6-channel level translators provide the level shifting necessary to allow data transfer in multivoltage systems. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as higher voltage logic signals on the V_{CC} side of the device, and vice-versa.

The MAX13000E–MAX13005E feature a low V_{CC} and V_L quiescent supply current less than 4 μ A. The MAX13000E–MAX13005E also have $\pm 15kV$ ESD protection on the I/O V_{CC} side for greater protection in applications that route signals externally. The ESD protection is specified using the Human Body Model (HBM). The MAX13000E/MAX13001E/MAX13002E operate at a guaranteed 230kbps data rate. The MAX13003E/MAX13004E/MAX13005E operate at a guaranteed 20Mbps data rate when V_{CC} > +1.65V.

The MAX13000E/MAX13003E are bidirectional level translators, allowing data translation in either direction (V_L \leftrightarrow V_{CC}) on any single data line without a DIRECTION input. The MAX13001E/MAX13002E/MAX13004E/MAX13005E unidirectional level translators level shift data in one direction (V_L \rightarrow V_{CC} or V_{CC} \rightarrow V_L) on any single data line. The MAX13001E/MAX13002E/MAX13004E/MAX13005E unidirectional translators' inputs have the capability to interface with both CMOS and open-drain (OD) outputs. For more information see the *Ordering Information*, *Selector Guide*, and the *Input-Driver Requirements* sections.

The MAX13000E–MAX13005E operate with +0.9V to +3.6V V_L voltages and +1.5V to +3.6V V_{CC} voltages. The MAX13000E–MAX13005E are available in 16-bump UCSP™ and 16-pin TSSOP packages, and are specified over the extended -40°C to +85°C operating temperature range.

Applications

- CMOS Logic-Level Translation
- Open-Drain I/O Translation
- OD-to-CMOS Signal Conversion
- Low-Voltage ASIC Level Translation
- Cell Phones
- SPI™ and MICROWIRE™ Level Translation
- Smart-Card Readers
- Portable POS Systems
- Portable Communication Devices
- Low-Cost Serial Interfaces
- Telecommunications Equipment

Features

- ◆ Guaranteed Data-Rate Options
 - 230kbps (MAX13000E/MAX13001E/MAX13002E)
 - 20Mbps (MAX13003E/MAX13004E/MAX13005E)
- ◆ Bidirectional Level Translation Without a DIRECTION Input
- ◆ Operational Down to +0.9V on V_L and +1.5V on V_{CC}
- ◆ $\pm 15kV$ ESD Protection on I/O V_{CC} Lines per HBM
- ◆ Low <4 μ A Quiescent Current
- ◆ Enable/Shutdown Control
- ◆ 2mm x 2mm, 16-Bump UCSP and Lead Packaging Options
- ◆ CMOS or Open-Drain Outputs Interface Capability

UCSP is a trademark of Maxim Integrated Products, Inc.

SPI is a trademark of Motorola, Inc.


MICROWIRE is a trademark of National Semiconductor Corp.

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX13000EUE	-40°C to +85°C	16 TSSOP

Ordering Information continued at end of data sheet.

Pin Configurations



Typical Operating Circuits and Selector Guide appear at end of data sheet.



Ultra-Low-Voltage Level Translators

ABSOLUTE MAXIMUM RATINGS

Voltages referenced to GND.

V _{CC}	-0.3V to +4V
V _L	-0.3V to +4V
I/O _{VCC_}	-0.3V to (V _{CC} + 0.3V)
I/O _{V_L_}	-0.3V to (V _L + 0.3V)
EN	-0.3V to (V _L + 0.3V)
Short-Circuit Duration I/O _{V_L_} , I/O _{VCC_} to GND	Continuous

Continuous Power Dissipation (T _A = +70°C)	
16-Pin TSSOP (derate 9.4mW/°C at +70°C)	755mW
16-Bump UCSP (derate 8.2mW/°C at +70°C)	659mW
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +1.5V to +3.6V, V_L = +0.9V to V_{CC}, C_{I/OVCC} ≤ 15pF, C_{I/OVL} ≤ 50pF, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _L Supply Range	V _L	V _L ≤ V _{CC} (Note 2)	0.9	V _{CC}	V	
V _{CC} Supply Range	V _{CC}	(Note 2)	1.5	3.6	3.6	V
Supply Current from V _{CC} (Note 3)	I _{QVCC}	TA = +25°C		4		μA
		TA = +85°C		40		
Supply Current from V _L (Note 3)	I _{QLV}	TA = +25°C (Note 3)	1	5		μA
		TA = +25°C V _L < V _{CC} - 0.2V	2			
		TA = +85°C (Note 3)	4	40		
		TA = +85°C V _L < V _{CC} - 0.2V	20			
V _{CC} Shutdown Supply Current (Note 3)	I _{SHDN-VCC}	EN = GND, T _A = +25°C	2			μA
		EN = GND, T _A = +85°C	20			
V _L Shutdown Supply Current (Note 3)		TA = +25°C V _L < V _{CC} - 0.2V, EN = GND	2			μA
		EN = GND	1	4		
		TA = +85°C V _L < V _{CC} - 0.2V, EN = GND	20			
		EN = GND	40			
I/O Tri-State Output Leakage Current		I/O V _{L_} , I/O V _{CC_} , EN = GND	TA = +25°C	0.35		μA
			TA = +85°C	1		
I/O Tri-State Output Leakage Current		V _L < V _{CC} - 0.2V, I/O V _{L_} , I/O V _{CC_} , EN = GND	TA = +25°C	0.2		μA
			TA = +85°C	0.5		
EN Input Leakage Current		TA = +25°C		0.35		μA
		TA = +85°C		1		

Ultra-Low-Voltage Level Translators

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +1.5V$ to $+3.6V$, $V_L = +0.9V$ to V_{CC} , $C_l/OVL \leq 15pF$, $C_l/OVCC \leq 50pF$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC-LEVEL THRESHOLDS						
I/OVL __ Input-Voltage-High Threshold	VIHL			2/3 × V _L		V
I/OVL __ Input-Voltage-Low Threshold	VILL		1/3 × V _L			V
I/OVCC __ Input-Voltage-High Threshold	VIHC			2/3 × V _{CC}		V
I/OVCC __ Input-Voltage-Low Threshold	VILC		1/3 × V _{CC}			V
EN Input-Voltage-High Threshold	VIHEN			2/3 × V _L		V
EN Input-Voltage-Low Threshold	VILEN		1/3 × V _L			V
I/OVL __ Output-Voltage High	VOHL	I/OVL __ source current = 20µA	V _L - 0.25			V
I/OVL __ Output-Voltage Low	VOLL	MAX13002E/MAX13005E, OVL __ sink current = 1µA		0.3		V
		MAX13000E/MAX13001E/MAX13003E/MAX13004E, I/OVL __ sink current = 20µA		0.25		
I/OVCC __ Output-Voltage High	VOHC	I/OVCC __ source current = 20µA	V _{CC} - 0.25			V
I/OVCC __ Output-Voltage Low	VOLC	MAX13001E/MAX13004E, OVCC __ sink current = 1µA		0.3		V
		MAX13000E/MAX13002E/MAX13003E/MAX13005E, I/OVCC __ sink current = 20µA		0.25		
OUTPUT CURRENTS						
Output Sink Current During Transient (V _{CC} Side)		V _{CC} = +1.65V, MAX13003E/MAX13004E/MAX13005E		25		mA
		V _{CC} = +1.65V, MAX13000E/MAX13001E/MAX13002E		1		
Output Sink Current During Transient (V _L Side)		V _L = +1.2V, V _{CC} = +1.65V, MAX13003E/MAX13004E/MAX13005E		30		mA
		V _L = +1.2V, V _{CC} = +1.65V, MAX13000E/MAX13001E/MAX13002E		1		

Ultra-Low-Voltage Level Translators

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = +1.5V$ to $+3.6V$, $V_L = +0.9V$ to V_{CC} , $C_{I/OV} \leq 15pF$, $C_{I/OVCC} \leq 50pF$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Source Current During Transient (V_{CC} Side)		$V_{CC} = +1.65V$, MAX13003E/MAX13004E/MAX13005E		22		mA
		$V_{CC} = +1.65V$, MAX13000E/MAX13001E/MAX13002E		1		
Output Source Current During Transient (V_L Side)		$V_L = +1.2V$, $V_{CC} = +1.65V$, MAX13003E/MAX13004E/MAX13005E		25		mA
		$V_L = +1.2V$, $V_{CC} = +1.65V$, MAX13000E/MAX13001E/MAX13002E		1		
ESD PROTECTION						
I/OV _{CC} _		Human Body Model		±15		kV
		Air-Gap Discharge (IEC61000-4-2)		±10		
		Contact Discharge (IEC61000-4-2)		±8		

TIMING CHARACTERISTICS

($V_{CC} = +1.5V$ to $+3.6V$, $V_L = +0.9V$ to V_{CC} , $C_{I/OV} \leq 15pF$, $C_{I/OVCC} \leq 50pF$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/OV _{CC} _ Rise Time	t _{RVCC}	$C_{I/OVCC} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.65V$, Figures 1a, 1b			15	ns
		$C_{I/OVCC} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.5V$, Figures 1a, 1b			15	
		$C_{I/OVCC} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 1a, 1b	400		1400	
I/OV _{CC} _ Fall Time	t _{FVCC}	$C_{I/OVCC} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.65V$, Figures 1a, 1b			15	ns
		$C_{I/OVCC} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.5V$, Figures 1a, 1b			15	
		$C_{I/OVCC} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 1a, 1b	400		1400	

Ultra-Low-Voltage Level Translators

TIMING CHARACTERISTICS (continued)

($V_{CC} = +1.5V$ to $+3.6V$, $V_L = +0.9V$ to V_{CC} , $C_{I/OVL} \leq 15pF$, $C_{I/OVCC} \leq 50pF$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/OVL_Rise Time	t _{RVL}	$C_{I/OVL} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.65V$, Figures 2a, 2b			15	ns
		$C_{I/OVL} = 15pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.5V$, Figures 2a, 2b			15	
		$C_{I/OVL} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 2a, 2b	300		1200	
I/OVL_Fall Time	t _{FVL}	$C_{I/OVL} = 50pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.65V$, Figures 2a, 2b			15	ns
		$C_{I/OVL} = 15pF$, MAX13003E/MAX13004E/MAX13005E, $V_{CC} = +1.5V$, Figures 2a, 2b			15	
		$C_{I/OVL} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 2a, 2b	300		1200	
Propagation Delay (Driving I/OVL_)	I/OVL-VCC	$C_{I/OVCC} = 50pF$, MAX13003E/MAX13004E/MAX13005E, Figures 1a, 1b			20	ns
		$C_{I/OVCC} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 1a, 1b			1000	
Propagation Delay (Driving I/OVCC_)	I/OVCC-VL	$V_{CC} > +1.65V$, $C_{I/OVL} = 50pF$, MAX13003E/MAX13004E/MAX13005E, Figures 2a, 2b			20	ns
		$V_{CC} = 1.5V$, $C_{I/OVL} = 15pF$, MAX13003E/MAX13004E/MAX13005E, Figures 2a, 2b			20	
		$C_{I/OVL} = 50pF$, MAX13000E/MAX13001E/MAX13002E, Figures 2a, 2b			1000	
Propagation Delay from I/OVL to I/OVCC_ after EN (Note 5)	t _{EN-VCC}	$C_{I/OVCC} = 50pF$, CMOS output, Figure 3			2	μs
		$C_{I/OVCC} = 50pF$, OD output, Figure 3			6	

Ultra-Low-Voltage Level Translators

TIMING CHARACTERISTICS (continued)

($V_{CC} = +1.5V$ to $+3.6V$, $V_L = +0.9V$ to V_{CC} , $C_I/OVL \leq 15pF$, $C_I/OVCC \leq 50pF$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 1, 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay from I/O V_{CC} to I/O V_L after EN (Note 5)	t_{EN-VL}	$C_I/OVL = 50pF$, CMOS output, Figure 4		2		μs
		$C_I/OVL = 50pF$, OD output, Figure 4		6		
Channel-to-Channel Skew	t_{SKew}	Each translator equally loaded, MAX13003E/MAX13004E/MAX13005E		± 5		ns
		Each translator equally loaded, MAX13000E/MAX13001E/MAX13002E		± 250		
Part-to-Part Skew (Note 6)	t_{PPSkew}	$C_I/OVL = 15pF$, $C_I/OVCC = 15pF$, $V_L = +1.8V$, $V_{CC} = +2V$, $\Delta T = +5^\circ C$, MAX13003E/MAX13004E/MAX13005E		10		ns
Maximum Data Rate		MAX13003E/MAX13004E/MAX13005E $V_{CC} > +1.65V$, $C_I/OVL = 50pF$, $C_I/OVCC = 50pF$	20			Mbps
		MAX13000E/MAX13001E/MAX13002E $C_I/OVL = 50pF$, $C_I/OVCC = 50pF$	230			kbps

Note 1: All devices are 100% production tested at $T_A = +25^\circ C$. Limits are guaranteed by design over the entire temperature range.

Note 2: V_L must be less than or equal to V_{CC} during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions.

Note 3: This consumption is referred to as no signal transmission.




Note 4: Guaranteed by design with an input signal full swing, rise/fall time $\leq 3\text{ns}$, source resistance is 50Ω .

Note 5: Enable input signal full swing and rise/fall time $\leq 50\text{ns}$.

Note 6: Guaranteed by design, not production tested.

Typical Operating Characteristics










($V_{CC} = +3.3V$, $V_L = +0.9V$, $T_A = +25^\circ C$, MAX13003E.)



Ultra-Low-Voltage Level Translators

Typical Operating Characteristics (continued)

($V_{CC} = +3.3V$, $V_L = +0.9V$, $T_A = +25^\circ C$, MAX13003E.)




Ultra-Low-Voltage Level Translators


Typical Operating Characteristics (continued)

($V_{CC} = +3.3V$, $V_L = +0.9V$, $T_A = +25^\circ C$, MAX13003E.)


OD RAIL-TO-RAIL DRIVING (MAX13005E)
(DRIVING I/OV_L, $V_{CC} = +3.3V$,
 $V_L = +0.9V$, $C_{I/OVCC} = 56pF$,
DATA RATE = 230Mbps, RPULLUP = 1kΩ)




OD RAIL-TO-RAIL DRIVING (MAX13002E)
(DRIVING I/OV_L, $V_{CC} = +3.3V$,
 $V_L = +0.9V$, $C_{I/OVCC} = 56pF$,
DATA RATE = 230kbps, RPULLUP = 15kΩ)




RAIL-TO-RAIL DRIVING
(DRIVING I/OV_L, $V_{CC} = +3.3V$, $V_L = +0.9V$,
 $C_{I/OVCC} = 50pF$, **DATA RATE = 230kbps**)




RAIL-TO-RAIL DRIVING
(DRIVING I/OV_L, $V_{CC} = +3.3V$, $V_L = +0.9V$,
 $C_{I/OVCC} = 50pF$, **DATA RATE = 4Mbps**)




RAIL-TO-RAIL DRIVING
(DRIVING I/OV_L, $V_{CC} = +3.3V$, $V_L = +0.9V$,
 $C_{I/OVCC} = 50pF$, **DATA RATE = 20Mbps**)




$V_{CC} + V_L$ SUPPLY CURRENT vs. FREQUENCY
(DRIVING I/OV_L, $V_{CC} = +3.3V$, $V_L = +0.9V$)




$V_{CC} + V_L$ SUPPLY CURRENT vs. FREQUENCY
(DRIVING I/OV_{CC}, $V_{CC} = +3.3V$, $V_L = +0.9V$)



V_{OHL} vs. I_{OHL} FOR V_L SIDE
($V_{CC} = 3.3V$)





V_{OLL} vs. I_{OLL} FOR V_L SIDE
($V_{CC} = 3.3V$)



Ultra-Low-Voltage Level Translators

Typical Operating Characteristics (continued)

($V_{CC} = +3.3V$, $V_L = +0.9V$, $T_A = +25^\circ C$, MAX13003E.)



Pin Descriptions

MAX13000E/MAX13003E

PIN		NAME	FUNCTION
TSSOP	UCSP		
1	B1	I/O V_L 1	CMOS Input/Output 1, Referenced to V_L
2	B2	I/O V_L 2	CMOS Input/Output 2, Referenced to V_L
3	A1	I/O V_L 3	CMOS Input/Output 3, Referenced to V_L
4	A2	V_L	Logic Input Voltage, $+0.9V \leq V_L \leq V_{CC}$. Bypass V_L to GND with a $0.1\mu F$ capacitor.
5	A3	EN	Enable Input. When EN is pulled low, I/O V_{CC1} to I/O V_{CC6} and I/O V_L 1 to I/O V_L 6 are tri-stated. Drive EN high (V_L) for normal operation.
6	A4	I/O V_L 4	CMOS Input/Output 4, Referenced to V_L
7	B3	I/O V_L 5	CMOS Input/Output 5, Referenced to V_L
8	B4	I/O V_L 6	CMOS Input/Output 6, Referenced to V_L
9	C4	I/O V_{CC6}	CMOS Input/Output 6, Referenced to V_{CC}
10	C3	I/O V_{CC5}	CMOS Input/Output 5, Referenced to V_{CC}
11	D4	I/O V_{CC4}	CMOS Input/Output 4, Referenced to V_{CC}
12	D3	GND	Ground
13	D2	V_{CC}	V_{CC} Input Voltage, $+1.5V \leq V_{CC} \leq 3.6V$. Bypass V_{CC} to GND with a $0.1\mu F$ capacitor. For full ESD protection, use a $1\mu F$ bypass capacitor on V_{CC} .
14	D1	I/O V_{CC3}	CMOS Input/Output 3, Referenced to V_{CC}
15	C2	I/O V_{CC2}	CMOS Input/Output 2, Referenced to V_{CC}
16	C1	I/O V_{CC1}	CMOS Input/Output 1, Referenced to V_{CC}

Ultra-Low-Voltage Level Translators

Pin Descriptions (continued)

MAX13001E/MAX13004E

PIN		NAME	FUNCTION
TSSOP	UCSP		
1	B1	OVL1	CMOS Output 1, Referenced to V _L
2	B2	OVL2	CMOS Output 2, Referenced to V _L
3	A1	OVL3	CMOS Output 3, Referenced to V _L
4	A2	V _L	Logic Input Voltage, +0.9V ≤ V _L ≤ V _{CC} . Bypass V _L to GND with a 0.1μF capacitor.
5	A3	EN	Enable Input. When EN is pulled low, OV _{CC1} to OV _{CC6} and IV _{L1} to IV _{L6} are tri-stated. Drive EN high (V _L) for normal operation.
6	A4	OVL4	CMOS Output 4, Referenced to V _L
7	B3	OVL5	CMOS Output 5, Referenced to V _L
8	B4	OVL6	CMOS Output 6, Referenced to V _L
9	C4	IV _{CC6}	Open-Drain-Compatible Input 6, Reference to V _{CC}
10	C3	IV _{CC5}	Open-Drain-Compatible Input 5, Referenced to V _{CC}
11	D4	IV _{CC4}	Open-Drain-Compatible Input 4, Referenced to V _{CC}
12	D3	GND	Ground
13	D2	V _{CC}	V _{CC} Input Voltage, +1.5V ≤ V _{CC} ≤ 3.6V. Bypass V _{CC} to GND with a 0.1μF capacitor. For full ESD protection, use a 1μF bypass capacitor on V _{CC} .
14	D1	IV _{CC3}	Open-Drain-Compatible Input 3, Referenced to V _{CC}
15	C2	IV _{CC2}	Open-Drain-Compatible Input 2, Referenced to V _{CC}
16	C1	IV _{CC1}	Open-Drain-Compatible Input 1, Referenced to V _{CC}

Ultra-Low-Voltage Level Translators

Pin Descriptions (continued)

MAX13002E/MAX13005E

PIN		NAME	FUNCTION
TSSOP	UCSP		
1	B1	IV _L 1	Open-Drain-Compatible Input 1, Referenced to V _L
2	B2	IV _L 2	Open-Drain-Compatible Input 2, Referenced to V _L
3	A1	IV _L 3	Open-Drain-Compatible Input 3, Referenced to V _L
4	A2	V _L	Logic Input Voltage, +0.9V ≤ V _L ≤ V _{CC} . Bypass V _L to GND with a 0.1μF capacitor.
5	A3	EN	Enable Input. When EN is pulled low, OV _{CC} 1 to OV _{CC} 6 and IV _L 1 to IV _L 6 are tri-stated. Drive EN high (V _L) for normal operation.
6	A4	IV _L 4	Open-Drain-Compatible Input 4, Referenced to V _L
7	B3	IV _L 5	Open-Drain-Compatible Input 5, Referenced to V _L
8	B4	IV _L 6	Open-Drain-Compatible Input 6, Referenced to V _L
9	C4	OV _{CC} 6	CMOS Output 6, Referenced to V _{CC}
10	C3	OV _{CC} 5	CMOS Output 5, Referenced to V _{CC}
11	D4	OV _{CC} 4	CMOS Output 4, Referenced to V _{CC}
12	D3	GND	Ground
13	D2	V _{CC}	V _{CC} Input Voltage, +1.5V ≤ V _{CC} ≤ 3.6V. Bypass V _{CC} to GND with a 0.1μF capacitor. For full ESD protection, use a 1μF bypass capacitor on V _{CC} .
14	D1	OV _{CC} 3	CMOS Output 3, Referenced to V _{CC}
15	C2	OV _{CC} 2	CMOS Output 2, Referenced to V _{CC}
16	C1	OV _{CC} 1	CMOS Output 1, Referenced to V _{CC}

Ultra-Low-Voltage Level Translators

Test Circuits/Timing Diagrams




Figure 1a. Driving I/OVL




Figure 1b. Timing for Driving I/OVL




Figure 2a. Driving I/OVCC




Figure 2b. Timing for Driving I/OVCC

Ultra-Low-Voltage Level Translators

Test Circuits/Timing Diagrams (continued)




Figure 3. Propagation Delay from I/OVL to $I/OVCC$ After EN




Figure 4. Propagation Delay from $I/OVCC$ to I/OVL After EN

Ultra-Low-Voltage Level Translators

Detailed Description

The MAX13000E–MAX13005E logic-level translators provide the level shifting necessary to allow data transfer in multivoltage systems. Externally applied voltages, V_{CC} and V_L, set the logic levels on each side of the device. Logic signals present on the V_L side of the device appear as higher voltage logic signals on the V_{CC} side of the device, and vice-versa.

The MAX13000E/MAX13003E are bidirectional level translators allowing data translation in either direction (V_L ↔ V_{CC}) on any single data line without the use of a DIRECTION input. The MAX13001E/MAX13002E/MAX13004E/MAX13005E unidirectional level translators level shift data in one direction (V_L → V_{CC} or V_{CC} → V_L) on any single data line. The MAX13001E/MAX13002E/MAX13004E/MAX13005E unidirectional translators' inputs have the capability to interface with both CMOS and open-drain (OD) outputs. For more information, see the *Ordering Information* section and the *Input Driver Requirements* section.

The MAX13000E–MAX13005E accept V_L from +0.9V to +3.6V. All devices have V_{CC} ranging from +1.5V to +3.6V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX13000E–MAX13005E feature low V_{CC} quiescent supply current of less than 4µA, and V_L quiescent supply current of less than 2µA when in shutdown. The MAX13000E–MAX13005E have ±15kV ESD protection on the V_{CC} side for greater protection in applications that route signals externally. The ESD protection is specified using the Human Body Model (HBM). The MAX13000E/MAX13001E/MAX13002E operate at a guaranteed 230kbps data rate. The MAX13003E/MAX13004E/MAX13005E operate at a guaranteed 20Mbps data rate when V_{CC} > +1.65V.

Level Translation

For normal operation, ensure that +1.5V ≤ V_{CC} ≤ +3.6V, and +0.9V ≤ V_L ≤ V_{CC}. During power-up sequencing, V_L ≥ V_{CC} does not damage the device whenever V_L is within the absolute maximum ratings (see the *Absolute Maximum Ratings* section). During power-supply sequencing, when V_{CC} is floating and V_L is powered up, 1mA of current can be sourced to each load on the V_L side, yet the device does not latch up.

The MAX13000E–MAX13005E are designed to have V_{CC} ≥ V_L at all times; however, if V_{CC} is turned off, the part will not be damaged and will not latch up. To prevent excessive leakage currents in either the I/O or supply lines, the I/O on the V_L side must be left in the high state.

The maximum data rate for the MAX13000E–MAX13005E depends heavily on the load capacitance (see the *Typical Operating Characteristics*), output impedance of the driver, and the operational voltage range (see the *Timing Characteristics* table).

Open-Drain Operation

The MAX13001E/MAX13002E/MAX13004E/MAX13005E have input stages specifically designed to accommodate external open-drain drivers. When using open-drain drivers, the MAX13001E/MAX13002E/MAX13004E/MAX13005E operate in a unidirectional-only mode, translating from the OD side to the CMOS side. For improved performance, the rise- and fall-time accelerators are present on both the CMOS and the OD side. See the *Input-Driver Requirement* section. Do not use pullup resistors greater than 15kΩ for proper operation, and smaller pullup resistance may be needed for higher speed operation.

Input-Driver Requirements

The MAX13000E–MAX13005E feature four different architectures based on the speed of the part, as well as on whether the translator is a CMOS-to-CMOS translator, or whether it is an OD-to-CMOS translator.

20Mbps CMOS-to-CMOS Bidirectional Translator (MAX13003E)

The MAX13003E architecture is based on a one-shot accelerator output stage (Figure 5). Accelerator output stages are always in tri-state, except when there is a transition on any of the translators on the input side, either I/OV_L or I/OV_{CC}. A short pulse is generated during which the one-shot output stage becomes active and charges/discharges the capacitances at the I/Os. Due to its bidirectional nature, the accelerator stages on both the I/OV_{CC} and the I/OV_L become active during an I/O transition from low to high or high to low. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps speed up the transition on the driven side.

The type of devices that drive the inputs of the MAX13003E is usually specified with an output drive-current capability (I_{OUT}). When driving the inputs of the MAX13003E, the maximum achievable speed is constrained by the drive current of the external driver. To insure the maximum possible throughput of 20Mbps, the external driver should meet the following requirement:

$$I_{OUT} \geq 1.67 \times 10^8 \times V \times (C_{IN} + C_P)$$

Ultra-Low-Voltage Level Translators




Figure 5. Architecture of 20Mbps, CMOS-to-CMOS Bidirectional Translators

where, C_p is the parasitic capacitance of the traces, V is the supply voltage of the driven side (i.e., V_L or V_{CC}), and C_{IN} is the input capacitance of the driven side ($C_{IN} = 10\text{pF}$ for V_L side, $C_{IN} = 20\text{pF}$ for V_{CC} side).

20Mbps OD-to-CMOS Unidirectional Translators (MAX13004E/MAX13005E)

The MAX13004E/MAX13005E architecture is virtually the same as that for the bidirectional CMOS-to-CMOS translators, the only difference being that the output inverter (inverter 4) at the driving side accommodates the driving capabilities of an open-drain output (Figure 6).

For proper operation, a pullup resistor needs to be connected from the open-drain output to the power supply of the driving side. Use pullup resistors no larger than $15\text{k}\Omega$.

230kbps CMOS-to-CMOS Bidirectional Translator (MAX13000E)

The architecture of the MAX13000E lacks the one-shot accelerator output stages since the transitions that this device handles are limited by its data rate, 230kbps (Figure 7).

For proper operation, the driver must meet the following conditions: $1\text{k}\Omega$ maximum output impedance and 1mA minimum output current.

230kbps OD-to-CMOS Unidirectional Translators (MAX13001E/MAX13002E)

The architecture of the MAX13001E/MAX13002E is similar to that of the 230kbps CMOS-to-CMOS part, with the difference that it accommodates the driving capability of an open-drain output on the driving side, and also that it has only a single one-shot output stage (Figure 8).

For proper operation, a pullup resistor needs to be connected from the open-drain output to the power supply of the driving side. Use pullup resistors no larger than $15\text{k}\Omega$.

Figure 9 shows a graph of the typical input current versus input voltage for all of the above configurations.

Enable Output Mode (EN)

The MAX13000E–MAX13005E feature an enable (EN) input. Drive EN low to set the MAX13000E–MAX13005E I/Os in tri-state mode. Drive EN high (V_L) for normal operation.

±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/OV_{CC} lines have extra protection against static discharge. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of $\pm 15\text{kV}$ without damage. The ESD

Ultra-Low-Voltage Level Translators




Figure 6. Architecture of 20Mbps, OD-to-CMOS Unidirectional Translators




Figure 7. Architecture of 230kbps, CMOS-to-CMOS Bidirectional Translator

Ultra-Low-Voltage Level Translators




Figure 8. Architecture of 230kbps, OD-to-CMOS Unidirectional Translator




Figure 9. Typical I_{IN} vs. V_{IN}

structures withstand high ESD in all states: normal operation, tri-state output mode, and power-down. After an ESD event, Maxim's E-versions keep working without latchup, whereas competing products can latch and must be powered-down to remove latchup.

ESD protection can be tested in various ways. The I/OVCC lines of the MAX13000E–MAX13005E are characterized for protection to $\pm 15\text{kV}$ using the Human Body Model.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 10 shows the Human Body Model and Figure 11 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5\text{k}\Omega$ resistor.

Ultra-Low-Voltage Level Translators




Figure 10. Human Body ESD Test Model




Figure 12. IEC 61000-4-2 Contact Discharge Test Model




Figure 11. Human Body Current Waveform

IEC 61000-4-2 Standard ESD Protection

The IEC 61000-4-2 standard (Figure 12) specifies ESD tolerance for electronic systems. The IEC61000-4-2 model specifies a 150pF capacitor that is discharged into the device through a 330Ω resistor. The MAX13000E–MAX13005E's I/O on the Vcc side are rated for IEC 61000-4-2 standard, (8kV Contact Discharge and $\pm 10\text{kV}$ Air-Gap Discharge).

The IEC 61000-4-2 model discharges higher peak current and more energy than the HBM due to the lower series resistance and larger capacitor.

Applications Information

Power-Supply Decoupling

To reduce ripple and the chance of transmitting incorrect data, bypass VL and Vcc to ground with a 0.1 μF capacitor. To ensure full $\pm 15\text{kV}$ ESD protection, bypass Vcc to ground with a 1 μF capacitor. Place all capacitors as close to the power-supply inputs as possible.

UCSP Package Considerations

For general UCSP package information and PC layout considerations, please refer to Maxim application note: Wafer-Level Chip-Scale Package.


UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.



Ultra-Low-Voltage Level Translators

Functional Diagram




Ultra-Low-Voltage Level Translators

Typical Operating Circuits



Ultra-Low-Voltage Level Translators

Typical Operating Circuits (continued)



Selector Guide


PART	DATA RATE (bps)	NUMBER OF BIDIRECTIONAL TRANSLATORS	NUMBER OF V _L → V _{CC} TRANSLATORS	NUMBER OF V _{CC} → V _L TRANSLATORS	TRANSLATOR CONFIGURATION
MAX13000E	230k	6	—	—	CMOS-to-CMOS
MAX13001E	230k	—	—	6	OD-to-CMOS
MAX13002E	230k	—	6	—	OD-to-CMOS
MAX13003E	20M	6	—	—	CMOS-to-CMOS
MAX13004E	20M	—	—	6	OD-to-CMOS
MAX13005E	20M	—	6	—	OD-to-CMOS

Ultra-Low-Voltage Level Translators


Pin Configurations (continued)

BOTTOM VIEW




MAX13001E/MAX13004E



MAX13002E/MAX13005E



TOP VIEW



Ultra-Low-Voltage Level Translators

Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX13000EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)
MAX13001EEUE	-40°C to +85°C	16 TSSOP
MAX13001EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)
MAX13002EEUE	-40°C to +85°C	16 TSSOP
MAX13002EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)
MAX13003EEUE	-40°C to +85°C	16 TSSOP
MAX13003EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)
MAX13004EEUE	-40°C to +85°C	16 TSSOP
MAX13004EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)
MAX13005EEUE	-40°C to +85°C	16 TSSOP
MAX13005EEBE-T*	-40°C to +85°C	16 UCSP-16 (4mm × 4mm)

*Future Product—contact factory for availability.


Chip Information

PROCESS: BiCMOS

Ultra-Low-Voltage Level Translators

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Ultra-Low-Voltage Level Translators

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



MAX13000E-MAX13005E

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____ 25