onsemi

Undervoltage Sensing Circuit


MC34064, MC33064, NCV33064

The MC34064 is an undervoltage sensing circuit specifically designed for use as a reset controller in microprocessor-based systems. It offers the designer an economical solution for low voltage detection with a single external resistor. The MC34064 features a trimmed-in-package bandgap reference, and a comparator with precise thresholds and built-in hysteresis to prevent erratic reset operation. The open collector reset output is capable of sinking in excess of 10 mA, and operation is guaranteed down to 1.0 V input with low standby current. The MC devices are packaged in 3-pin TO-92, micro size TSOP-5, 8-pin SOIC-8 and Micro8 surface mount packages. The NCV device is packaged in SOIC-8 and TO-92.


Applications include direct monitoring of the 5.0 V MPU/logic power supply used in appliance, automotive, consumer and industrial equipment.

Features


- Trimmed-In-Package Temperature Compensated Reference
- Comparator Threshold of 4.6 V at 25°C
- Precise Comparator Thresholds Guaranteed Over Temperature
- Comparator Hysteresis Prevents Erratic Reset
- Reset Output Capable of Sinking in Excess of 10 mA
- Internal Clamp Diode for Discharging Delay Capacitor
- Guaranteed Reset Operation with 1.0 V Input
- Low Standby Current
- Economical TO-92, TSOP-5, SOIC-8 and Micro8 Surface Mount Packages
- NCV Prefix for Automotive and Other Applications Requiring Site and Control Changes
- These Devices are Pb-Free and are RoHS Compliant



This device contains 21 active transistors. Figure 1. Representative Block Diagram







ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 7 of this data sheet.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Input Supply Voltage	V _{in}	-1.0 to 10	V
Reset Output Voltage	V _O	10	V
Reset Output Sink Current (Note 2)	I _{Sink}	Internally Limited	mA
Clamp Diode Forward Current, Reset to Input Pin (Note 2)	١ _F	100	mA
Power Dissipation and Thermal Characteristics P Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air D Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air DM Suffix, Plastic Package Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance, Junction-to-Air	P _D R _{θJA} P _D R _{θJA} P _D R _{θJA}	625 200 625 200 520 240	mW °C/W mW °C/W mW °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature MC34064 MC33064 NCV33064	T _A	0 to +70 -40 to +85 -40 to +125	°C
Storage Temperature Range	T _{stg}	–65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. ESD data available upon request.

ELECTRICAL CHARACTERISTICS (For typical values $T_A = 25^{\circ}$ C, for min/max values T_A is the operating ambient temperature range that applies [Notes 3 and 4] unless otherwise noted.)

Characteristics	Symbol	Min	Тур	Max	Unit
COMPARATOR		•			
Threshold Voltage High State Output (V _{in} Increasing) Low State Output (V _{in} Decreasing) Hysteresis	ViH ViL VH	4.5 4.5 0.01	4.61 4.59 0.02	4.7 4.7 0.05	V
RESET OUTPUT					
$\begin{array}{l} \text{Output Sink Saturation} \\ (V_{in} = 4.0 \text{ V}, \text{I}_{\text{Sink}} = 8.0 \text{ mA}) \\ (V_{in} = 4.0 \text{ V}, \text{I}_{\text{Sink}} = 2.0 \text{ mA}) \\ (V_{in} = 1.0 \text{ V}, \text{I}_{\text{Sink}} = 0.1 \text{ mA}) \end{array}$	V _{OL}		0.46 0.15 -	1.0 0.4 0.1	V
Output Sink Current (V _{in} , Reset = 4.0 V)	I _{Sink}	10	27	60	mA
Output Off-State Leakage (V _{in} , Reset = 5.0 V)	I _{ОН}	-	0.02	0.5	μΑ
Clamp Diode Forward Voltage, Reset to Input Pin (I _F = 10 mA)	V _F	0.6	0.9	1.2	V
TOTAL DEVICE		•	-	-	-
		1	1	1	1

Operating Input Voltage Range	V _{in}	1.0 to 6.5	-	I	V
Quiescent Input Current (V _{in} = 5.0 V)	l _{in}	-	390	500	μΑ


2. Maximum package power dissipation limits must be observed.

3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

4. $T_{low} = 0^{\circ}C$ for MC34064 $T_{high} = +70^{\circ}C$ for MC34064

-40°C for MC33064 -40°C for NCV33064 +85°C for MC33064 +125°C for NCV33064

5. NCV prefix is for automotive and other applications requiring site and change control.






Figure 8. Clamp Diode Forward Current versus Voltage





Figure 9. Low Voltage Microprocessor Reset




TEST DATA


V _H (mV)	∆V _{th} (mV)	R _H (Ω)	R _L (kΩ)
20	0	0	0
51	3.4	10	1.5
40	6.8	20	4.7
81	6.8	20	1.5
71	10	30	2.7
112	10	30	1.5
100	16	47	2.7
164	16	47	1.5
190	34	100	2.7
327	34	100	1.5
276	51	150	2.7
480	51	150	1.5

Comparator hysteresis can be increased with the addition of resistor R_H . The hysteresis equation has been simplified and does not account for the change of input current I_{in} as V_{CC} crosses the comparator threshold (Figure 4). An increase of the lower threshold $\Delta V_{th(lower)}$ will be observed due to I_{in} which is typically 340 μA at 4.59 V. The equations are accurate to $\pm 10\%$ with R_H less than 150 Ω and R_L between 1.5 $k\Omega$ and 10 $k\Omega$.

Figure 10. Low Voltage Microprocessor Reset with Additional Hysteresis

+⊥ _⊤









¥ ¥ K

Solar

Cells

K





Figure 13. Low Power Switching Regulator



Overheating of the logic level power MOSFET due to insufficient gate voltage can be prevented with the above circuit. When the input signal is below the 4.6 V threshold of the MC34064, its output grounds the gate of the L² MOSFET.

Figure 14. MOSFET Low Voltage Gate Drive Protection

ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping [†]
MC34064D-5G		SOIC-8 (Pb-Free)	98 Units / Rail
MC34064D-5R2G		SOIC-8 (Pb-Free)	2500 Units/ Tape & Reel
MC34064DM-5R2G		Micro8 (Pb-Free)	4000 Units / Tape & Reel
MC34064P-5G		TO-92 (Pb-Free)	2000 Units / Bag
MC34064P-5RAG	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$	TO-92 (Pb-Free)	2000 Units / Tape & Reel
MC34064P-5RPG		TO-92 (Pb-Free)	2000 Units / Ammo Pack
MC34064P-5RMG		TO-92 (Pb-Free)	
MC34064SN-5T1G		TSOP-5 (Pb-Free)	3000 Units / Tape & Reel
MC33064D-5G		SOIC-8 (Pb-Free)	98 Units / Rail
MC33064D-5R2G		SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
MC33064DM-5R2G		Micro8 (Pb-Free)	4000 Units / Tape & Reel
MC33064P-5G	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	TO-92 (Pb-Free)	2000 Units / Bag
MC33064P-5RAG		TO-92 (Pb-Free)	2000 Units / Tape & Reel
MC33064P-5RPG		TO-92 (Pb-Free)	2000 Units / Ammo Pack
MC33064SN-5T1G		TSOP-5 (Pb-Free)	3000 Units / Tape & Reel
NCV33064D-5R2G*		SOIC-8 (Pb-Free)	2500 Units / Tape & Reel
NCV33064P-5RAG*		TO-92 (Pb-Free)	2000 Units / Tape & Reel
NCV33064P-5RPG*	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	TO-92 (Pb-Free)	2000 Units / Ammo Pack
NCV33064DM-5R2G*		Micro8 (Pb–Free)	4000 Units / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, pleaserefer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.
 *NCV33064: T_{low} = -40°C, T_{high} = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control.


MARKING DIAGRAMS


Micro8

DM SUFFIX


CASE 846A

SOIC-8 D SUFFIX CASE 751





TSOP-5 **SN SUFFIX CASE 483**




MC34064

MC33064

х	= 3 or 4
у	= C or I
А	= Assembly Location
L	 Wafer Lot
Y	= Year
W	 Work Week
•	= Pb-Free Package
Ŷ	= Year = Work Week

(Note: Microdot may be in either location)


1



TO-92


P SUFFIX

CASE 029



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





STYLES AND MARKING ON PAGE 3

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TO-92 (TO-226) 1 WATT F		PAGE 1 OF 3			
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					


© Semiconductor Components Industries, LLC, 2019




TO-92 (TO-226) 1 WATT CASE 29–10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD





NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS,
- 4. DIMENSION ७ AND ७2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION ७2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS			
DIM	MIN.	NDM.	MAX.	
Α	3.75	3.90	4.05	
A1	1.28	1.43	1.58	
σ	0.38	0.465	0.55	
b2	0.62	0.70	0.78	
с	0.35	0.40	0.45	
D	7.85	8.00	8.15	
Е	4.75	4.90	5.05	
E2	3.90			
e		2.50 BSC		
L	13.80	14.00	14.20	
L2	13.20	13.60	14.00	
L3	3.00 REF			

STYLES AND MARKING ON PAGE 3

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SCRIPTION: TO-92 (TO-226) 1 WATT		PAGE 2 OF 3		
ON Semiconductor reserves the right the suitability of its products for any pa	ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

DATE 05 MAR 2021

2. SOURCE

STYLE 5: PIN 1. DRAIN

2.	EMITTER BASE COLLECTOR
STYLE 6: PIN 1. 2. 3.	SOURCE & SUBSTRATE
2.	ANODE CATHODE & ANODE CATHODE
2.	ANODE GATE CATHODE
2.	COLLECTOR EMITTER BASE
	V _{CC} GROUND 2 OUTPUT
	GATE DRAIN SOURCE

STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 7: PIN 1. SOURCE 2. DRAIN 3. GATE STYLE 12: PIN 1. MAIN TERMINAL 1 2. GATE 3. MAIN TERMINAL 2 STYLE 17: PIN 1. COLLECTOR 2. BASE 3. EMITTER STYLE 22: PIN 1. SOURCE 2. GATE 3. DRAIN STYLE 27: PIN 1. MT 2. SUBSTRATE 3. MT STYLE 32 PIN 1. BASE 2. COLLECTOR 3. EMITTER

style Pin	1. 2.	ANODE ANODE CATHODE
STYLE PIN	1. 2.	DRAIN GATE SOURCE & SUBSTRATE
STYLE PIN	1. 2.	ANODE 1 GATE CATHODE 2
STYLE PIN	1. 2.	ANODE CATHODE NOT CONNECTED
STYLE PIN	1. 2.	GATE SOURCE DRAIN
Style Pin	1. 2.	CATHODE ANODE GATE
STYLE PIN	1. 2.	RETURN INPUT OUTPUT

STYLE 4: PIN 1. CATHODE 2. CATHODE 3. ANODE STYLE 9: PIN 1. BASE 1 2. EMITTER 3. BASE 2 STYLE 14: PIN 1. EMITTER 2. COLLECTOR 3. BASE STYLE 19: PIN 1. GATE 2. ANODE 3. CATHODE STYLE 24: PIN 1. EMITTER 2. COLLECTOR/ANODE 3. CATHODE STYLE 29: PIN 1. NOT CONNECTED 2. ANODE 3. CATHODE

STYLE 34:

PIN 1. INPUT

2. GROUND 3. LOGIC

3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR

3. EMITTER

GENERIC MARKING DIAGRAM*

XXXXX XXXXX ALYW

XXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SCRIPTION: TO-92 (TO-226) 1 WATT		PAGE 3 OF 3	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	





DOCUMENT NUMBER:	98ARB18753C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSOP-5		PAGE 1 OF 1		
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor and (11) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the				

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	MICR08		PAGE 1 OF 1		
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative