



SST39SF010A/ SST39SF020A/SST39SF040

1-Mbit/2-Mbit/4-Mbit (x8) Multi-Purpose Flash

Features

- Organized as 128K x 8/256K x 8/512K x 8
- Single 4.5V-5.5V Read and Write Operations
- Superior Reliability:
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years data retention
- Low-Power Consumption (typical values at 14 MHz):
 - Active current: 10 mA (typical)
 - Standby current: 30 μ A (typical)
- Sector Erase Capability:
 - Uniform 4-Kbyte sectors
- Fast Read Access Time:
 - 55 ns
 - 70 ns
- Latched Address and Data
- Automatic Write Timing:
 - Internal VPP Generation
- Fast Erase and Byte Program:
 - Sector Erase time: 18 ms (typical)
 - Chip Erase time: 70 ms (typical)
 - Byte Program time: 14 μ s (typical)
 - Chip Rewrite time:
 - 2 seconds (typical) for SST39SF010A
 - 4 seconds (typical) for SST39SF020A
 - 8 seconds (typical) for SST39SF040
- End-of-Write Detection:
 - Toggle Bit
 - Data# Polling
- TTL I/O Compatibility
- JEDEC® Standard:
 - Flash EEPROM pinouts and command sets
- All Devices are RoHS Compliant

Packages

- 32-Pin PDIP, 32-Lead PLCC and 32-Lead TSOP

Product Description

The SST39SF010A/020A/040 devices are CMOS Multi-Purpose Flash (MPF) manufactured with Microchip's proprietary, high-performance CMOS SuperFlash® technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39SF010A/020A/040 devices write (Program or Erase) with a 4.5V-5.5V power supply and conform to JEDEC® standard pin assignments for x8 memories.

Featuring a high-performance Byte Program, the SST39SF010A/020A/040 devices provide a maximum Byte Program time of 20 μ sec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent writes, they have on-chip hardware and software data protection schemes.

The SST39SF010A/020A/040 devices provide superior reliability, being designed, manufactured and tested for a wide spectrum of applications.

These devices are suited for applications that require convenient and economical updating of program, configuration or data memory. For all system applications, they significantly improve performance and reliability while lowering power consumption. They inherently use less energy during Erase and Program times than alternative Flash technologies. The total energy consumed is a function of the applied voltage, current and time of application. Since, for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative Flash technologies. These devices also improve flexibility while lowering the cost for program, data and configuration storage applications.


The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or derated as is necessary with alternative Flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

See [Figure 2-1](#) for pin assignments and [Table 2-1](#) for pin descriptions.

SST39SF010A/SST39SF020A/SST39SF040

1.0 BLOCK DIAGRAM


FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM



SST39SF010A/SST39SF020A/SST39SF040

2.0 PIN DESCRIPTION

FIGURE 2-1: PIN ASSIGNMENTS



SST39SF010A/SST39SF020A/SST39SF040

TABLE 2-1: PIN DESCRIPTION

Symbol	Pin Name	Functions
A _{MS} ⁽¹⁾ -A0	Address Inputs	Provide memory addresses. During Sector Erase A _{MS} -A12 address lines will select the sector.
DQ7-DQ0	Data Input/Output	Output data during Read cycles and receive input data during Write cycles. Data are internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	Activate the device when CE# is low.
OE#	Output Enable	Gate the data output buffers.
WE#	Write Enable	Control the Write operations.
VDD	Power Supply	Provide power supply voltage: 4.5V-5.5V.
VSS	Ground	
NC	No Connection	Unconnected pins.

Note 1: A_{MS} = Most significant address
A_{MS} = A16 for SST39SF010A, A17 for SST39SF020A and A18 for SST39SF040

SST39SF010A/SST39SF020A/SST39SF040

3.0 DEVICE OPERATION

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

3.1 Read

The Read operation of the SST39SF010A/020A/040 is controlled by CE# and OE#, and both must be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in a high-impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram (Figure 7-1) for further details.

3.2 Byte Program Operation

The SST39SF010A/020A/040 devices are programmed on a byte-by-byte basis. Before programming, the sector containing the byte must be completely erased. The Program operation is accomplished in three steps.

1. The first step is the three-byte load sequence for Software Data Protection.
2. The second step is to load byte address and byte data. During the Byte Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data are latched on the rising edge of either CE# or WE#, whichever occurs first.
3. The third step is the internal Program operation, which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first.

Once initiated, the Program operation will be completed within 20 μ s. See Figure 7-2 and Figure 7-3 for WE# and CE# controlled Program operation timing diagrams and Figure 7-12 for a flowchart. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

3.3 Sector Erase Operation

The Sector Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 Kbytes. The Sector Erase operation is initiated by executing a six-byte command load sequence for Software Data Protection with Sector Erase command (30H) and Sector Address (SA) in the last bus cycle. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 7-6 for timing waveforms. Any commands written during the Sector Erase operation will be ignored.

3.4 Chip Erase Operation

The SST39SF010A/020A/040 devices provide Chip Erase operation, which allows the user to erase the entire memory array to the '1's state. This is useful when the entire device must be quickly erased.

The Chip Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Chip Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the internal Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4-2 for the command sequence, Figure 7-7 for the timing diagram and Figure 7-15 for the flowchart. Any commands written during the Chip Erase operation will be ignored.

3.5 Write Operation Status Detection

The SST39SF010A/020A/040 devices offer two software methods to detect the completion of a Write (Program or Erase) cycle, thereby optimizing the system's Write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system. Therefore, Data# Polling or Toggle Bit maybe be read concurrently with the completion of the write cycle. If this occurs, the system may receive incorrect results from the status detection process. For example, valid data may appear to conflict with either DQ7 or DQ6. To prevent false results upon detection of failures, the software routine should loop to read the accessed location an additional two times. If both reads are valid, then the device has completed the Write cycle; otherwise the failure is valid.

SST39SF010A/SST39SF020A/SST39SF040

3.6 Data# Polling (DQ7)

When the SST39SF010A/020A/040 devices are undergoing an internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μ s. During an internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip Erase, Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See [Figure 7-4](#) for the Data# Polling timing diagram and [Figure 7-13](#) for a flowchart.

3.7 Toggle Bit (DQ6)

During the internal Program or Erase operation, consecutive attempts to read DQ6 will produce alternating '0's and '1's, i.e., toggling between '0' and '1'. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector or Chip Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See [Figure 7-5](#) for the Toggle Bit timing diagram and [Figure 7-13](#) for a flowchart.

3.8 Data Protection

The SST39SF010A/020A/040 devices provide both hardware and software features to protect nonvolatile data from inadvertent writes.

3.9 Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

VDD Power-Up/Down Detection: The Write operation is inhibited when VDD is less than 2.5V.

Write Inhibit Mode: Forcing OE# low, CE# high or WE# high will inhibit the Write operation, preventing inadvertent writes during power-up or power-down.

3.10 Software Data Protection (SDP)

The SST39SF010A/020A/040 devices provide the JEDEC®-approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence.

The SST39SF010A/020A/040 devices are shipped with the Software Data Protection permanently enabled. See [Table 4-2](#) for the specific software command codes. During the SDP command sequence, invalid commands will abort the device to Read mode, within TRC.

3.11 Product Identification

The Product Identification mode identifies the device as the SST39SF010A, SST39SF020A or SST39SF040 and the manufacturer as Microchip. This mode may be accessed through software operations. Users may wish to utilize the software Product Identification operation to identify the part (i.e., using the device ID) when multiple manufacturers are used in the same socket. For further details, see [Table 4-2](#) for software operation, [Figure 7-8](#) for the software ID Entry and Read timing diagram and [Figure 7-14](#) for the ID Entry command sequence flowchart.

TABLE 3-1: PRODUCT IDENTIFICATION

		Address	Data
Manufacturer's ID		0000H	BFH
Device ID:	SST39SF010A	0001H	B5H
	SST39SF020A	0001H	B6H
	SST39SF040	0001H	B7H

SST39SF010A/SST39SF020A/SST39SF040

3.12 Product Identification Mode Exit/Reset

To return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software reset command is ignored during an internal Program or Erase operation. See [Table 4-2](#) for the software command codes, [Figure 7-9](#) for the timing waveform and [Figure 7-14](#) for a flowchart.

SST39SF010A/SST39SF020A/SST39SF040

4.0 OPERATIONS

TABLE 4-1: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	DOUT	A _{IN}
Program	V _{IL}	V _{IH}	V _{IL}	DIN	A _{IN}
Erase	V _{IL}	V _{IH}	V _{IL}	X ⁽¹⁾	Sector or block address, XXH for Chip Erase
Standby	V _{IH}	X	X	High-Z	X
Write Inhibit	X	V _{IL}	X	High-Z/DOUT	X
	X	X	V _{IH}	High-Z/DOUT	X
Product Identification					
Software Mode	V _{IL}	V _{IH}	V _{IL}		see Table 4-2

Note 1: X can be V_{IL} or V_{IH}, but no other value.

TABLE 4-2: SOFTWARE COMMAND SEQUENCE

Command Sequence	1 st Bus Write Cycle		2 nd Bus Write Cycle		3 rd Bus Write Cycle		4 th Bus Write Cycle		5 th Bus Write Cycle		6 th Bus Write Cycle	
	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾	Addr ⁽¹⁾	Data ⁽²⁾
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ⁽²⁾					
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ⁽³⁾	30H
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^(4,5)	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit ⁽⁶⁾	XXH	F0H										
Software ID Exit ⁽⁶⁾	555H	AAH	2AAAH	55H	5555H	F0H						

Note 1: Address format A14-A0 (Hex), Addresses AMS- A15 can be V_{IL} or V_{IH}, but no other value, for the command sequence.

AMS = Most significant address

AMS = A16 for SST39SF010A, A17 for SST39SF020A and A18 for SST39SF040

2: BA = Program Byte address.

3: SA_X for Sector Erase; uses AMS = A12 address lines.

4: The device does not remain in Software Product ID Mode if powered down.

5: With AMS-A1 = 0; SST Manufacturer's ID = BFH, is read with A0 = 0,
SST39SF010A Device ID = B5H, is read with A0 = 1.
SST39SF020A Device ID = B6H, is read with A0 = 1.
SST39SF040 Device ID = B7H, is read with A0 = 1.

6: Both Software ID Exit operations are equivalent.

SST39SF010A/SST39SF020A/SST39SF040

5.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ^(†)

Temperature under bias	-55°C to +125°C
Storage temperature	-65°C to +150°C
DC voltage on any pin to ground potential.....	-0.5V to VDD+0.5V
Transient voltage (<20 ns) on any pin to ground potential.....	-2.0V to VDD+2.0V
Voltage on A9 pin to ground potential	-0.5V to 13.2V
Package power dissipation capability (TA = +25°C).....	1W
Through hold lead soldering temperature (10 seconds)	+300°C
Surface mount lead soldering temperature (3 seconds)	+240°C
Output short circuit current ⁽¹⁾	100 mA

† **NOTICE:** Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Output shorted for no more than one second. No more than one output shorted at a time.

TABLE 5-1: OPERATING RANGE

Range	Ambient Temperature	VDD
Commercial	0°C to +70°C	4.5V-5.5V
Industrial	-40°C to +85°C	4.5V-5.5V

TABLE 5-2: AC CONDITIONS OF TEST⁽¹⁾

Input Rise/Fall Time	Output Load
5 ns	CL = 30 pF for 55 ns
	CL = 100 pF for 70 ns

Note 1: See [Figure 7-10](#) and [Figure 7-11](#).

SST39SF010A/SST39SF020A/SST39SF040

6.0 DC CHARACTERISTICS

TABLE 6-1: DC OPERATING CHARACTERISTICS (V_{DD} = 4.5V-4.5V)⁽¹⁾

Symbol	Parameter	Limits			Test Conditions
		Min.	Max.	Unit	
I _{DD}	Power Supply Current	—	—		Address Input = V _{ILT} /V _{ILT} , @ f = 1/TRC minimum V _{DD} = V _{DD} maximum
	Read ⁽²⁾	—	25	mA	CE# = V _{IL} , OE# = WE# = V _{IH} all I/Os open
	Program and Erase	—	35	mA	CE# = WE# = V _{IL} , OE# = V _{IH}
I _{SB1}	Standby Current V _{DD} (TTL input)	—	3	mA	CE# = V _{IH} , V _{DD} = V _{DD} maximum
I _{SB2}	Standby Current V _{DD} (CMOS input)	—	100	μA	CE# = V _{IHC} , V _{DD} = V _{DD} maximum
I _{LI}	Input Leakage Current	—	1	μA	V _{IN} = GND to V _{DD} , V _{DD} = V _{DD} maximum
I _{LO}	Output Leakage Current	—	10	μA	V _{OUT} = GND to V _{DD} , V _{DD} = V _{DD} maximum
V _{IL}	Input Low Voltage	—	0.8	V	V _{DD} = V _{DD} minimum
V _{IH}	Input High Voltage	2.0	—	V	V _{DD} = V _{DD} maximum
V _{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3	—	V	V _{DD} = V _{DD} maximum
V _{OL}	Output Low Voltage	—	0.4	V	I _{OL} = 2.1 mA, V _{DD} = V _{DD} minimum
V _{OH}	Output High Voltage	2.4	—	V	I _{OH} = 400 μA, V _{DD} = V _{DD} minimum

Note 1: Typical conditions for the Active Current shown on the front page of the data sheet are average values at +25°C (room temperature) and V_{DD} = 5V for SF devices. Not 100% tested.

2: Values are for 70 ns conditions. See the *Multi-Purpose Flash Power Rating* application note for further information.

TABLE 6-2: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
TPU-READ ⁽¹⁾	Power-Up to Read Operation	100	μs
TPU-WRITE ⁽¹⁾	Power-Up to Erase/Program Operation	100	μs

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 6-3: CAPACITANCE (T_A = +25°C, F = 1 MHz, OTHER PINS OPEN)

Parameter	Description	Test Condition	Maximum
C _{I/O} ⁽¹⁾	I/O Pin Capacitance	V _{I/O} = 0V	12 pF
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	6 pF

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 6-4: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Unit	Test Method
NEND ^(1,2)	Endurance	10,000	Cycles	JEDEC® Standard A117
TDR ⁽¹⁾	Data Retention	100	Years	JEDEC® Standard A103
ILTH ⁽¹⁾	Latch Up	100 + I _{DD}	mA	JEDEC® Standard A78

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

2: NEND endurance rating is qualified as 10,000 cycles minimum for the whole device. A sector or block level rating would result in a higher minimum specification.

SST39SF010A/SST39SF020A/SST39SF040

7.0 AC CHARACTERISTICS

TABLE 7-1: READ CYCLE TIMING PARAMETERS (V_{DD} = 4.5V-5.5V)

Symbol	Parameter	SST39SF010A/020A/040-55		SST39SF010A/020A/040-70		Unit
		Minimum	Maximum	Minimum	Maximum	
TRC	Read Cycle Time	55	—	70	—	ns
TCE	Chip Enable Access Time	—	55	—	70	ns
TAA	Address Access Time	—	55	—	70	ns
TOE	Output Enable Access Time	—	35	—	35	ns
TCLZ ⁽¹⁾	CE# Low to Active Output	0	—	0	—	ns
TOLZ ⁽¹⁾	OE# Low to Active Output	0	—	0	—	ns
TCHZ ⁽¹⁾	CE# High to High-Z Output	—	20	—	25	ns
TOHZ ⁽¹⁾	OE# High to High-Z Output	—	20	—	25	ns
TOH ⁽¹⁾	Output Hold from Address Change	0	—	0	—	ns

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-2: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Minimum	Maximum	Unit
TBP	Byte Program Time	—	10	μs
TAS	Address Setup Time	0	—	ns
TAH	Address Hold Time	30	—	ns
TCS	WE# and CE# Setup Time	0	—	ns
TCH	WE# and CE# Hold Time	0	—	ns
TOES	OE# High Setup Time	0	—	ns
TOEH	OE# High Hold Time	10	—	ns
TCP	CE# Pulse Width	40	—	ns
TWP	WE# Pulse Width	40	—	ns
TWPH ⁽¹⁾	WE# Pulse Width High	30	—	ns
TCPH ⁽¹⁾	CE# Pulse Width High	30	—	ns
TDS	Data Setup Time	40	—	ns
TDH ⁽¹⁾	Data Hold Time	0	—	ns
TIDA ⁽¹⁾	Software ID, Bypass Entry and Exit Times	—	150	ns
TSE	Sector Erase	—	25	ms
TSCE	Chip Erase	—	100	ms

Note 1: This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-1: READ CYCLE TIMING DIAGRAM





FIGURE 7-2: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-3: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





FIGURE 7-4: DATA# POLLING TIMING DIAGRAM



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-5: TOGGLE BIT TIMING DIAGRAM





FIGURE 7-6: WE# CONTROLLED SECTOR ERASE TIMING DIAGRAM



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-7: WE# CONTROLLED CHIP ERASE TIMING DIAGRAM





FIGURE 7-8: SOFTWARE ID ENTRY AND READ



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-9: SOFTWARE ID EXIT AND RESET





FIGURE 7-10: AC INPUT/OUTPUT REFERENCE WAVEFORMS



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-11: A TEST LOAD EXAMPLE






FIGURE 7-12: BYTE PROGRAM ALGORITHM




SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-13: WAIT OPTIONS




SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-14: SOFTWARE PRODUCT COMMAND FLOWCHARTS



SST39SF010A/SST39SF020A/SST39SF040

FIGURE 7-15: ERASE COMMAND SEQUENCE




SST39SF010A/SST39SF020A/SST39SF040

8.0 PACKAGING INFORMATION

8.1 Package Marking


32-Lead PDIP




Example



32-Lead PLCC




Example



32-Lead TSOP



Example



Legend:	XX...X	Part number or part number code
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

SST39SF010A/SST39SF020A/SST39SF040

9.0 PACKAGING DIAGRAMS

32-Lead Plastic Dual In-Line (P2X) - 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-106-P2X Rev A Sheet 1 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Dual In-Line (P2X) - 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	INCHES		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		32		
Pitch	e		.100 BSC		
Top to Seating Plane	A		.170	-	.200
Base to Seating Plane	A1		.015	-	.050
Shoulder to Shoulder Width	E		.600	-	.625
Molded Package Width	E1		.530	-	.550
Overall Length	D		1.645	-	1.655
Tip to Seating Plane	L		.120	-	.150
Lead Thickness	c		.008	-	.012
Upper Lead Width	b1		.045	-	.065
Lower Lead Width	b		.016	-	.022
Overall Row Spacing §	eB		.600 BSC		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-106-P2X Rev A Sheet 2 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Leaded Chip Carrier (L) - Rectangle [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-023 Rev C Sheet 1 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Leaded Chip Carrier (L) - Rectangle [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	INCHES		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		32		
Pitch	e		.050 BSC		
Pins along Length	ND		7		
Pins along Width	NE		9		
Overall Height	A		.125	.132	.140
Contact Height	A1		.060	.0775	.095
Standoff ϕ	A3		.015	-	-
Corner Chamfer	CH1		.042	.045	.048
Chamfers	CH2		-	-	.020
Side Chamfer Height	CH3		.023	.026	.029
Overall Length	D		.485	.490	.495
Overall Width	E		.585	.590	.595
Molded Package Length	D1		.447	.450	.453
Molded Package Width	E1		.547	.550	.553
Footprint Length	D2		.376	.411	.446
Footprint Width	E2		.476	.511	.546
Lead Thickness	c		.008	.010	.013
Upper Lead Width	b1		.026	.029	.032
Lower Lead Width	b		.013	.017	.021

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-023 Rev C Sheet 2 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Leaded Chip Carrier (L) - Rectangle [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		INCHES		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	.050 BSC		
Contact Pad Spacing	C1		.425	
Contact Pad Spacing	C2		.524	
Contact Pad Width (X32)	X1			.026
Contact Pad Length (X32)	Y1			.100
Contact Pad to Center Pad (X28)	G	.008		

Notes:


- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2023 Rev C

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Thin Small Outline Package (6JW) - 8x13.4 mm Body [TSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-628 Rev A Sheet 1 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Thin Small Outline Package (6JW) - 8x13.4 mm Body [TSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	32		
Pitch	e	0.50 BSC		
Overall Height	A	-	-	1.20
Standoff	A1	0.05	0.10	0.15
Molded Package Thickness	A2	0.95	1.00	1.05
Overall Length	D	13.40 BSC		
Molded Package Length	D1	11.80 BSC		
Overall Width	E	8.00 BSC		
Terminal Thickness	c	-	-	0.21
Terminal Width	b	0.17	-	0.23
Terminal Length	L	0.30	-	0.70
Foot Angle	θ	0°	-	5°

Notes:


- Pin 1 visual index feature may vary but must be located within the hatched area.
- Dimensions D1 and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-628 Rev A Sheet 2 of 2

SST39SF010A/SST39SF020A/SST39SF040

32-Lead Plastic Thin Small Outline Package (6JW) - 8x13.4 mm Body [TSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C		12.90	
Contact Pad Width (X32)	X			0.30
Contact Pad Length (X32)	Y			1.30
Contact Pad to Contact Pad (X30)	G1	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2628 Rev A

SST39SF010A/SST39SF020A/SST39SF040

APPENDIX A: REVISION HISTORY

Revision F (May 2025)

Corrected pin assignments for 32-Lead PLCC;
Updated 32-Lead TSOP package marking.

Revision E (November 2024)

Updated Package Marking section.

Revision D (September 2024)

Replaced WHE package type with TU package type.

Revision C (April 2016)

Corrected typo in "Product Ordering Information" section.

Revision B (April 2013)

End of Life for all 45 ns valid combinations; Updated Table 6 and Table 11.

Revision A (July 2011)

All 45 ns parts reinstated; Applied new document format; Released document under letter revision system; Updated spec number from S71147 to DS25022.

Revision 09 (January 2010)

End of Life for all 45 ns valid combinations. See S71147(02); Added replacement 55 ns valid combinations.

Revision 08 (September 2009)

Changed endurance from 10,000 to 100,000 in "Product Description" section.

Revision 07 (March 2009)

Removed leaded parts from valid combinations. See PSN-D0PB0001.

Revision 06 (August 2004)

Corrected Revision History for Version 04: IDD maximum value was incorrectly stated as 30 mA instead of 35 mA.

Revision 05 (November 2003)

2004 Data Book; Added non-Pb MPNs and removed footnote.

Revision 04 (October 2003)

Document status changed from "Preliminary Specification" to "Data Sheet"; Changed IDD Program and Erase maximum values from 25 to 35 in Table 7 on page 12.

Revision 03 (March 2003)

Changes to Table 7 on page 12; Added footnote for MPF power usage and Typical conditions; Clarified the Test Conditions for Power Supply Current and Read parameters; Clarified IDD Write to be Program and Erase.


Revision 02 (May 2002)

2002 Data Book

SST39SF010A/SST39SF020A/SST39SF040

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



Valid Combinations for SST39SF010A ⁽¹⁾		
SST39SF010A-55-4C-NHE	SST39SF010A-55-4C-TU	
SST39SF010A-70-4C-NHE	SST39SF010A-70-4C-TU	SST39SF010A-70-4C-PHE
SST39SF010A-55-4I-NHE	SST39SF010A-55-4I-TU	
SST39SF010A-70-4I-NHE	SST39SF010A-70-4I-TU	
Valid Combinations for SST39SF020A ⁽¹⁾		
SST39SF020A-55-4C-NHE	SST39SF020A-55-4C-TU	
SST39SF020A-70-4C-NHE	SST39SF020A-70-4C-TU	SST39SF020A-70-4C-PHE
SST39SF020A-55-4I-NHE	SST39SF020A-55-4I-TU	
SST39SF020A-70-4I-NHE	SST39SF020A-70-4I-TU	
Valid Combinations for SST39SF040 ⁽¹⁾		
SST39SF040-55-4C-NHE	SST39SF040-55-4C-TU	
SST39SF040-70-4C-NHE	SST39SF040-70-4C-TU	SST39SF040-70-4C-PHE
SST39SF040-55-4I-NHE	SST39SF040-55-4I-TU	
SST39SF040-70-4I-NHE	SST39SF040-70-4I-TU	

Note 1: For Tape and Reel, add "-T".

MICROCHIP INFORMATION

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-0428-7

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.